8-bit - Multiplier Verilog Code Github

Please add test cases for any new functionality.

Green text. Synthesis passed.

yosys -p "read_verilog rtl/*.v; synth_ice40 -top multiplier_8bit; write_verilog synth.v" 8-bit multiplier verilog code github